ABSTRACT In this paper, a dual-independent-output inverter, which consists of four power switches, one inductor, and one capacitor, is proposed for segmented-track dynamic wireless power transfer (DWPT) system. It can generate two independently controllable outputs and operate in four output states, to drive two primary tracks independently. Moreover, the voltage gain ranges of both outputs of the proposed inverter are wider than that of a voltage-fed full-bridge inverter (VFFBI). These features enable the inverter to replace conventional VFFBI with less number of power switches and higher redundancy than the existing multioutput inverters to realize on-demand driving of the same number of primary tracks so as to simplify the design and control of the system. First, the topology and operating principle of the proposed inverter are introduced, and two output voltages are analyzed. Second, load voltage in different output states are analyzed, based on which the steady-state modulation strategy, output state switching strategy, and parameters of the proposed inverter are designed. Further, the soft switching state of the proposed inverter is also analyzed. Finally, a Matlab/Simulink simulation and an experimental setup are implemented to verify the correctness of the theoretical analysis and the feasibility and superiority of the proposed inverter.
I. INTRODUCTION
Magnetic coupling wireless power transfer (MC-WPT) technology can realize the contactless power transfer based on the principle of electromagnetic induction coupling [1] - [3] . It has been widely applied in various fields such as smart home appliances, biomedical implants, consumer electronics, and transportation [4] - [8] . For some movable electrical equipment such as electric vehicles, robots, and logistics sorting trolley [9] - [12] , dynamic wireless power transfer (DWPT) technology can realize the real-time power supply during the movement, hence increase the endurance mileage and reduce the dependence on battery packs.
Generally, according to the topology of the transmitter, DWPT system can be divided into two categories. One is the single-track power supply mode [13] - [15] which is suitable for short-distance system. The other is the The associate editor coordinating the review of this manuscript and approving it for publication was Zhilei Yao.
segmented-track power supply mode which is suitable for long-distance system. There are mainly two kinds of driving modes in segmented-track power supply mode. One is the single-inverter driving mode as shown in Fig. 1(a) [16] - [18] , where multiple primary tracks are driven by a single inverter. Track switching circuits are employed to switch primary tracks. In [17] , a single-inverter DWPT system based on multi-paralleled LCC networks was proposed. All primary tracks are excited by a sole inverter, and power in all primary tracks can be distributed automatically without track switching circuit, which simplifies the control and makes the system cost-effective. However, current regulation circuits are needed to reduce the currents in standby primary tracks. Moreover, single-inverter driving mode requires high capacity for the inverter and has low redundancy, so it is not preferred for long-distance system. The other is the multiinverter driving mode as shown in Fig. 1(b) [2] , [19] , [20] where each primary track is driven by an independent inverter. The power capacity for inverters is relatively low and the system has high scalability and redundancy, which makes this driving mode more suitable for long-distance system than the single-inverter driving mode. However, it requires a large number of inverters, which increases system cost and maintenance difficulty. Moreover, communication and synchronous control between inverters [21] are required to realize fast and smooth switching of primary tracks and to improve the stability of load power during the switching process. A large number of inverters will increase the complexity of the system. In [22] , a multiplexing LCC module was proposed to reduce the number of inverters by 50%. However, the two primary tracks that are connected to one inverter cannot be driven simultaneously.
Aiming at the large number of required inverters in the multi-inverter driving mode, some multi-output inverters have been proposed and analyzed. In [23] and [24] , a multiple legs inverter (MLI) which consists of one common leg and n selectable legs was proposed for driving n primary tracks. Compared with the voltage-fed full-bridge inverter (VFFBI), the MLI can drive the same number of primary tracks with nearly half number of power switches. However, the current stress of the common leg is the sum of that of all selectable legs, and the power loss in the common leg will be higher. In [25] , a single-inductor multi-output inverter (SIMOI) was proposed for driving multiple primary coils which can achieve a small number of inductors and power switches, high power density and scalability, and independent controllability for each output. However, the switching frequency of the main power switch is proportional to the number of outputs, and the output power is low. In [26] , a variable-topology multi-output inverter (VTMOI) was proposed for multi-load system. It is similar to the MLI in topology but different in control. However, the independent controllability for each output is poor. The common feature of the existing multi-output inverters is that they all contain common modules. Although one inverter can drive more than two primary tracks, the power capacity of the common module will be higher. More importantly, the fault of the common module will affect the drive of all primary tracks that are connected to one inverter.
In this paper, a dual-independent-output inverter, which consists of four power switches, one inductor, and one capacitor, is proposed. It can generate two independently controllable outputs whose voltage gain ranges are wider than that of the VFFBI. According to the number of primary tracks that need to be driven simultaneously, it can operate in a total of four output states: dual-output, first-output, second-output, and none-output. These features enable the proposed inverter to replace conventional VFFBI driving the same number of primary tracks independently with less number of power switches than the existing multi-output inverters so as to simplify the driving circuits, the cooling equipment, and the control algorithm, and further reducing the high-frequency electromagnetic interference caused by the switching process of power switches. The diagram of DWPT system based on the proposed inverter is shown in Fig. 2 . It can be seen that the fault of one proposed inverter only affects the driving of two primary tracks, while the other tracks can still be driven. Therefore, the proposed inverter also has the advantage of higher redundancy than the existing multi-output inverters.
The rest of this paper is organized as follows: In section II, the topology, operating principle, and characteristics of two output voltages of the proposed inverter are introduced and analyzed, and then the inverter is compared with the existing multi-output inverters. In section III, load voltage in the pickup side in different output states of the proposed inverter are analyzed in detail, based on which the steadystate modulation strategy and output state switching strategy are designed. In section IV, parameter design and the soft switching state of the proposed inverter are analyzed. In section V, a Matlab/Simulink simulation and an experimental setup are implemented, and simulation and experimental results are presented to verify the proposed inverter. Finally, the conclusion is presented in section VI.
II. PROPOSED DUAL-INDEPENDENT-OUTPUT INVERTER

A. TOPOLOGY
The topology of the proposed dual-independent-output inverter for DWPT system is shown in Fig. 3 . It can be seen that the proposed inverter consists of four power switches S 1 -S 4 along with their body diodesD S1 -D S4 , a choke inductor L, and an energy storage capacitorC. Two LCC RCN, which are composed by L f 1 , C f 1 , C p1 and L f 1 , C f 1 , C p1 , and perform as current sources [17] , [27] at resonant frequency, are adopted in the primary side. L p1 and L p2 are two primary tracks. In the pickup side, C s is utilized to compensate the pickup coil L s . R is the equivalent load resistance. voltages of the proposed inverter, while i 1 and i 2 are two output currents. i p1 and i p2 are the currents in two primary tracks. i s is the load current, and u R is the load voltage. In the following analysis, unless otherwise specified, all currents are positive in the direction indicated by the arrows in Fig. 3 , and all voltages are positive at the end where the symbol '+' is located.
B. OPERATING PRINCIPLE
Define u b as
The proposed inverter can operate in four output states: dual-output, first-output, second-output, and none-output. Define f s as the operating frequency, the operating waveforms of the proposed inverter in four output states are shown in Fig. 4 , where T = 1/f s is the operating cycle and t d is the dead time to prevent the bridge arm from being shootthrough.D is the duty cycle of energy storage of L, and D 1 and D 2 are duty cycle of u 1 and u 2 , respectively. It is noted that i 1 and i 2 are not sinusoidal waves due to the impedance characteristics of the LCC network under high order harmonics [28] . In the following analysis, the dual-output state is taken as an example to analyze the proposed inverter. To simplify the analysis, the following assumptions are made: (1) L and C are ideal devices without internal resistance, and C is large enough to make u c approximately constant; (2) both onresistance and on-voltage of S 1 -S 4 are zero; and (3) the pickup side is replaced by the reflected impedances Z r1 and Z r2 . The equivalent circuits of all operating modes of the proposed inverter in the dual-output state are illustrated in Fig. 5 , where the direction indicated by each arrow is the actual direction of the corresponding current at the beginning of the operating mode. One cycle operating of the proposed inverter can be divided into eight modes as follows: 1) Mode 1: 0-t 1 ( Fig. 5(a) ). At time 0, S 1 is turned on, the operating cycle begins. L is connected in parallel with C through S 1 and S 2 , so i L decreases linearly. During this interval, u 1 = 0 and u 2 = u b . 2) Mode 2: t 1 -t 2 ( Fig. 5(b) ). At time t 1 , S 4 is turned off, D S3 is turned on, and u in stops injecting energy. During this interval, u 1 = u 2 = 0 and i L continues to decrease linearly. 3) Mode 3: t 2 -t 3 ( Fig. 5(c) ). At time t 2 , S 3 is turned on. During this interval, u 1 = u 2 = 0 and i L continues to decrease linearly. 4) Mode 4: t 3 -t 4 ( Fig. 5(d) ). At time t 3 , S 2 is turned off andD S2 is turned on. During this interval, u 1 = u 2 = 0 and i L continues to decrease linearly. 5) Mode 5: t 4 -t 5 ( Fig. 5(e) ). At time t 4 , S 4 is turned on, and D S2 is turned off. L begins to store energy through S 3 and S 4 , so i L begins to increase linearly from the minimum value. During this interval, u 1 = u b and u 2 = 0. 6) Mode 6: t 5 -t 6 ( Fig. 5(f) ). At time t 5 , S 1 is turned off and D S2 is turned on. C is disconnected, so u C remains unchanged. During this interval, u 1 = u 2 = 0 and i L continues to increase linearly. 7) Mode 7: t 6 -t 7 ( Fig. 5(g) ). At time t 6 , S 2 is turned on, and C is still disconnected. During this interval, u 1 = u 2 = 0 and i L continues to increase linearly. 8) Mode 8: t 7 -T ( Fig. 5(h) ). At time t 7 , S 3 is turned off and D S1 is turned on. L is connected in parallel with C through S 2 and D S1 , so i L begins to decrease linearly from the maximum value. During this interval, u 1 = 0 and u 2 = u b . At time T , S 1 is turned on, the next operating cycle begins. It can be seen from Fig. 4 that in the first-output state, S 3 is turned on to keep the second output at zero; in the 4 , (e) t 4 -t 5 , (f) t 5 -t 6 , (g) t 6 -t 7 , and (h) t 7 -T .
second-output state, S 2 is turned on to keep the first output at zero; and in the none-output state, both S 2 and S 3 are turned on to keep both outputs at zero. It is worth noting that in the none-output state, the inverter actually operates in the standby state, so u C and i L are not zero. When the inverter starts to output, the time of entering the steady state can be shortened, thus increasing the effective operating time of the inverter. Finally, the switching logic of S 1 -S 4 in four output states are shown in TABLE 1, where 
As can be seen from Fig. 4 (a), t d is much smaller than T , so it can be neglected for simplifying the analysis. In time interval 0-t 4 , the inductor voltage u L equals to U C , while in time interval t 4 -T , u L equals to U in . In steady state, the volt-second balance of L can be expressed as U in DT = U C (1 − D)T , and henceU C and U b can be derived as
As shown in Fig. 4 (a), in time interval t 4 -t 6 , u 1 equals to U b , while in time interval 0-t 4 and t 6 -T , u 1 equals to 0. In time interval 0-t 2 , u 2 equals to U b , while in time interval t 2 -T , u 2 equals to 0. Therefore, the Fourier series of u 1 and u 2 thus can be expressed as
where ω = 2π/T , ϕ 1n = 2nπD + arctan(cot(nπD 1 )), and ϕ 2n = arctan(cot(nπD 2 )). According to(4), the fundamental component of u 1 and u 2 in phasor form can be expressed as
As can be seen from (5), when U in and D are determined, U 11 is only related to D 1 , and U 21 is only related to D 2 . Therefore, U 11 and U 21 can be controlled independently. The voltage gain can be defined as of the VFFB. Then the value of G v1 and G v2 can be specified as (7) and (8), respectively.
D. COMPARISON WITH THE EXISTING MULTI-OUTPUT INVERTERS
The comparison results of the proposed inverter with the existing multi-output inverters ( [23] - [26] ), the VFFBI, and the voltage-fed half-bridge inverter (VFHBI) in terms of the number of semiconductors, the number of capacitors and inductors, and the maximum voltage gain for driving N primary tracks are shown in TABLE 2. It can be seen that except for the SIMOI and the VFHBI, the number of power switches in other topologies is larger than that in the proposed inverter. However, the SIMOI contains N + 1 diodes, while the proposed inverter does not. Moreover, the switching frequency of the main power switch in the SIMIO is proportional to the number of outputs, which will lead to higher switching loss. The deficiency of the VFHBI is that its maximum voltage gain is only 0.45, while that of the VFFBI, the MLI, and the VTMOI is 0.9, and that of the SIMOI and the proposed inverter is higher than 0.9. Another common disadvantage of the existing multi-output inverters not shown in the table is that they all contain common modules, which will reduce the system redundancy. Based on the above analysis, the proposed inverter can replace the VFFBI to drive the same number of primary tracks independently with less number of power switches and higher redundancy than the existing multi-output inverters, which can reduce the design and control difficulty of DWPT system. It can be seen that one proposed inverter requires one inductor and one capacitor, which seems to increase its volume and cost, and affect its reliability. However, for power switches, both the driving circuits and the cooling equipment are necessary, which will also increase the volume and the cost. Moreover, the heat dissipation design of power switches is more complex than that of capacitors and inductors, which will increase the design difficulty of the inverter. Although power switches can serve longer than capacitors, they fail more easily than capacitors. Therefore, capacitors and inductors do not necessarily bring disadvantage from the point of view of practical application.
III. OPERATING STRATEGY OF THE PROPOSED INVERTER A. LOAD VOLTAGE IN THE PICKUP SIDE
In this part, the load voltage and power in the pickup side in single-output and dual-output states will be analyzed, which will guide the operating strategy design of the proposed inverter, and the parameter design and soft switching state analysis in the next section.
In DWPT system, the parameters of all primary sides are generally equal [17] , [23] , that is,
Then the resonant angle frequency of the system can be expressed as
where f 0 is the resonant frequency of the system.
1) DUAL-OUTPUT STATE
As shown in Fig. 4(a) , the phases of i p1 and i p are almost in the opposite direction, which will cause power cancellation between the two primary tracks, resulting in zero load power. Therefore, in practical system, it is necessary to connect the second LCC network in the opposite direction to make i p1 and i p in phase. In theoretical analysis, u 2 , i 2 , and i p2 should be dealt with in their opposite directions, then the equivalent circuit of the system can be shown in Fig. 8 . By applying Kirchhoff's Voltage Law (KVL) in Fig. 8 , one can obtain
where Z f = jωL f + 1/jωC f , Z p = jωL p + 1/jωC p , and Z s = jωL s + 1/jωC s . When ω = ω 0 , the currents can be derived as
The load voltage in the pickup side can be derived aṡ
It can be seen from (12) that if the phase ofU 11 andU 21 are opposite,U R can reach the maximum value. Then the relationship between ϕ 11 and ϕ 21 should be
To improve the stability of power supply in DWPT system, the two primary track currents are generally desired to be equal. By combining(5) with (13) , the relationships between D, D 1 , and D 2 can be derived as
Then the load voltage and power can be rewritten aṡ
2) SINGLE-OUTPUT STATE
In the first-output state,U 21 = 0, then (11) can be rewritten as
It can be seen from (16) thatİ p2 is zero in the first-output state, then the load voltage can be derived aṡ
Similarly,İ p1 should be zero in the second-output state, then the load voltage should bė
B. STEADY-STATE MODULATION STRATEGY
According to (14) , 
C. OUTPUT STATE SWITCHING STRATEGY
As the pickup coil moves, the inverter needs to switch the output state accordingly. To improve the stability of switching processes, a delay-switching strategy is designed in this paper. The flow chart of the designed output state switching strategy is shown in Fig. 9 , and the operating waveforms of switching processes are shown in Fig. 10 .
Take the closing process of the first output in Fig. 10 (a) as an example for analysis, where the falling edge of S t1 means the closing of the first output. At time t 1 , VOLUME 7, 2019 FIGURE 9. Flow chart of the designed output state switching strategy. the inverter receives the command of closing the first output, but the current operating cycle has not ended yet, thus S 1 -S 4 will keep current switching logic unchanged. At time T , the next operating cycle begins. S 2 is turned on to keep u 1 at zero. Meanwhile, the switching logic of S 1 is adjusted, and the switching logic of S 3 and S 4 remains unchanged making no effect on the second output. Then the inverter repeats the new switching logic to decrease i p1 to zero gradually.
The switching of the second output can be realized by adjusting the switching logic of S 3 and S 4 , while keeping the switching logic of S 1 and S 2 unchanged.
IV. PARAMETER DESIGN AND SOFT SWITCHING STATE OF THE PROPOSED INVERTER A. PARAMETER DESIGN 1) DESIGN OF L
Assuming that there is no power loss in the system, input power of the inverter and load power can be expressed as
where I in , I L , and I C are the mean values of i in , i L , and i C , respectively. In steady state, I C = 0, then I L can be derived as
When both S 3 and S 4 are turned on, i L increases linearly, so the ripple of i L is
Then i L can be expressed as
where 
Define r i−max as the maximum allowable ripple coefficient of i L . r iL ≤ r i−max should be satisfied when P o−max is obtained at the maximum duty cycle D max , then L needs to satisfy
The position of the pickup coil where P o−max is obtained can be determined according to the design of the magnetic coupler. When the position is in the common power supply area of two primary tracks, the calculation can be carried out by (15) , otherwise, by (17) or (18) .
2) DESIGN OF C
When S 4 is turned off, C enters the charging state and i C = i L . When both S 3 and S 4 are turned on, C enters the discharging state. The longest charging time of C is (1-D)T , then by using (22) , the ripple of u C can be calculated as
By combining (25) with (3), the ripple coefficient of u C can be expressed as
Define r u−max as the maximum ripple coefficient of u C . r uC ≤ r u−max should be satisfied when P o−max is obtained at D max , then C needs to satisfy 
B. SOFT SWITCHING STATE
Based on the designed steady-state modulation strategy in section III, the equivalent topologies of the proposed inverter in four output states are shown in Fig. 11 , where i S1 , i S2 , i S3 , and i S4 are currents flowing through S 1 , S 2 , S 3 , and S 4 , respectively. Take the dual-output state in Fig. 11(a) as an example to explain the achievement of soft switching. In Fig. 11(a) , S 2 and S 3 are switched in the complementary way. If i S2 > 0 when S 2 is turned off, i S2 will transfer from S 2 to D S3 because i L , i 1 , and i 2 can't mutate, then u 2 will decrease to zero. Therefore, S 3 can achieve zero voltage (ZVS) turn on at the end of the dead time. If i S2 < 0 when S 2 is turned off, i S2 will transfer from S 2 to D S2 to keep u 1 at zero, so S 2 achieves ZVS turn off. To get the soft switching states in different output states, it is necessary to derive the expressions of i 1 and i 2 . According to (11) , the fundamental components of i 1 and i 2 can be expressed as
where
Under high order harmonics, the impedance of C f is much smaller than that of the series connection of C p , L p , and Z r . Therefore, the LCC network can be simplified to a LC series circuit [28] as shown in Fig. 12 under high order harmonics, where high order currents mainly flow through C f rather than C p , so i p1 and i p2 are sinusoidal waves. The impedance of the LCC network under nth harmonic can be expressed as
where Z c = ω 0 L f = L f C f and n ≥2. Then the nth harmonic of i 1 and i 2 can be expressed as
where U 1n and U 2n are root mean square (RMS) of nth harmonics of u 1 and u 2 , respectively. They can be calculated from (4) . Then the total expressions of i 1 and i 2 can be written as
The high order currents in (31) explain the cause of the distortion of i 1 and i 2 . In the dual-output state, S 2 is turned on at time 0 and turned off at time (1-D)T , while S 3 is switched in complementary with S 2 . In time interval 0-
Then the turn off currents i S2-off and i S3-off can be written as
Similarly, in the first-output state, i 11 (t) and i 21 (t) can be derived from (16), then the turn off currents i S1-off , i S2-off , and i S4-off can be expressed as
In the second-output state, the turn off currents i S1-off , i S3-off , and i S4-off can be expressed as
(34) VOLUME 7, 2019 TABLE 3. Main system parameters.
FIGURE 13.
(a) i S2-off and (b) i S3-off in the dual-output state, (c) i S1-off , (d) i S2-off , and (e) i S4-off in the first-output state, and (f) i S1-off , (g) i S3-off , and (h) i S4-off in the second-output state versus M 1 and
Since there is no output power in the none-output state, its soft switching state will not be analyzed in this paper. Based on (32)-(34), turn off currents in the three effective output states versus M 1 and M 2 at different D are plotted in Fig. 13 . The main system parameters are listed in TABLE 3. It can be seen from Fig. 13(a) that i S2-off decreases from positive to negative with the increase of M 1 + M 2 , which means that small M 1 + M 2 leads to the ZVS turn on of S 3 in dual-output state, while large M 1 + M 2 leads to the ZVS turn off of S 2 . In Fig. 13(b) , i S3-off is always positive, which means that S 2 can always achieve ZVS turn on in the dual-output state. Fig. 13(c) -(e) indicate that the soft switching state in the first-output state is independent of M 2 . S 1 and S 2 can always achieve ZVS turn on because i S1-off and i S4-off are always positive. Small M 1 leads to ZVS turn on of S 4 , while large M 1 leads to ZVS turn off of S 2 . Fig. 13 (f)-(h) indicate that the soft switching state in the second-output state is independent of M 1 . When D < 0.5, based on the topology in Fig. 11(d) , S 1 and S 3 can always achieve ZVS turn on because i S3-off and i S4-off are always positive. Small M 2 leads to the ZVS turn on of S 4 , while large M 2 leads to the ZVS turn off of S 1 . When D > 0.5, based on the topology in Fig. 11(e) , S 1 can always achieve ZVS turn on because i S3-off is always positive. Small M 2 leads to the ZVS turn on of S 3 , while large M 2 leads to the ZVS turn off of S 1 .
V. SIMULATION AND EXPERIMENTAL RESULTS
To verify the proposed inverter and the theoretical analysis, a DWPT system based on the proposed inverter is simulated in MATLAB/Simulink. Moreover, an experimental setup is implemented as shown in Fig. 14 . Main parameters of the system are listed in TABLE 3. The designed D max = 0.7, r i−max = 40%, and r u−max = 5%. The FPGA (EP2C5T144C8N) controller is used to generate four logic signals with different duty cycles and phases, which are converted by two isolated dual-channel gate drivers into pulse voltages with appropriate amplitudes, to drive S 1 -S 4 . Meanwhile, two switching signals S t1 and S t2 that were defined in Fig. 10 are inputted into the FPGA to switch the output state of the proposed inverter. The schematic diagram of the magnetic coupler is shown in Fig. 15(a) , and the measured mutual inductances versus the relative position x between the pickup coil and primary tracks are shown in Fig. 15(b) . It can be seen that M 1 and M 2 reach peak value at x = −7.5cm and 7.5cm, respectively. M 1 + M 2 is relatively symmetric, while M 12 is constant.
As shown in Fig. 15(b) , when −3.75cm < x < 3.75cm, bothM 1 and M 2 are less than M 1 + M 2 . Therefore, when the pickup coil moves from x = −15cm to 15cm, x = −15cm, −3.75cm, 3.75cm, and 15cm are selected as the switching points (SP) of the none-output to the first-output state, the first-output to the dual-output state, the dual-output to the second-output state, and the second-output to the noneoutput state, respectively.
When x = 0, −7.5cm, and 7.5cm, the proposed inverter operates in the dual-output, first-output, and second-output states, respectively. The simulation and experimental waveforms in the primary and pickup sides in the three output states when D = 0.3 and 0.7 are shown in Fig. 16 and According to the values of I p1 and I p2 , U 11 (= U 21 ) can be calculated as about 53.4V and 121.8V when D = 0.3 and 0.7, respectively. In the first-output state, u 2 in both the simulation and the experiment keeps at zero. U 11 can be calculated as about 54V and 144.2V when D = 0.3 and 0.7, respectively. In the second-output state, u 1 in both the simulation and the experiment keeps at zero. U 21 can be calculated as about 64.7V and 117.9V when D = 0.3 and 0.7, respectively. In the dual-output state, both the simulation and experimental results show that i p1 and i p2 are almost the same and in phase. The minor error in the experiment is mainly caused by the inherent error between two LCC networks. The above results verify the correctness of the theoretical analysis, the independent controllability and gain characteristics of two outputs, and the feasibility of the designed steady-state modulation strategy. As can be seen from the pickup side, when D = 0.7 and x = −7.5cm, u R in the first-output state is the largest, thus this point is selected for the inverter parameter design. Fig. 18 and Fig. 19 show the simulation and experimental waveforms of u C and i L in the three output states when D = 0.7. It can be seen from Fig. 19 that in the first-output state, U C = 226V, u C = 1.8V, I L = 8A, and i L = 3.1A, then r uC = 0.8% and r iL = 38.75%. The results meet the designed requirements of r uC < 5% and r iL < 40%, which indicates the reasonableness of the value of L and C. The simulation results shown in Fig. 18 show good agreement with the experimental results shown in Fig. 19 , verifying the theoretical analysis. Fig. 20 shows the experimental switching waveforms of power switches in three effective output states when D = 0.3 and 0.7, where the dead time t d is set to 300ns, and u S1 , u S2 , u S3 , and u S4 are voltages of S 1 , S 2 , S 3 , and S 4 , respectively. As can be seen from Fig. 20(a) , before S 2 is turned on, u S2 has decreased to zero due to the turn off of S 3 , so S 2 can achieve ZVS turn on. Similarly, before S 3 is turned on, u S3 has decreased to zero due to the turn off of S 2 , so S 3 can achieve ZVS turn on. In Fig. 13(a) , it is calculated that S 3 can achieve ZVS turn on if M 1 + M 2 < 24µH at D = 0.3, and M 1 + M 2 < 45µH at D = 0.7, respectively. In Fig. 15(b) , M 1 + M 2 at x = 0 is about 13.6µH, so the experimental soft switching state is consistent with the theoretical analysis. Similarly, as can be seen from Fig. 13(b) , at x = −7.5cm, S 2 and S 4 can achieve ZVS turn on when D = 0.3, while S 1 can achieve ZVS turn on and S 2 can achieve ZVS turn on and turn off when D = 0.7. Further, at x = 7.5cm, S 1 can achieve ZVS turn on and turn off and S 3 can achieve ZVS turn on when D = 0.3, while S 1 and S 3 can achieve ZVS turn on when D = 0.7. Fig. 21 shows the experimental waveforms in the primary side during the output state switching processes when D = 0.5. As can be seen from Fig. 21(a) and (b) , when the two outputs are opened respectively, the corresponding primary track current will generate a short overshoot and then quickly enter the steady state. In Fig. 21(c) and (d) , when the two outputs are closed respectively, the corresponding primary track current will decrease to zero quickly. Moreover, the closing and opening of each output don't affect the voltage of the other output. Although there are some oscillations to i p1 and i p2 , the amplitudes are small and the durations are short, which do not affect the operation of the inverter. In general, the output state switching processes are smooth, and there are no high voltage and current spikes. All switching processes can be completed within 1ms, which means the proposed inverter has a fast output state switching speed and is suitable for DWPT system. Experimental waveforms in the primary side during switching processes of (a) the none-output to the first-output state, (b) the first-output to the dual-output state, (c) the dual-output to the second-output state, and (d) the second-output to the none-output state when D = 0.5.
FIGURE 22.
Experimental waveforms of u 1 , u 2 , and u R during the process of the pickup coil moving from x = −15cm to 15cm when D = 0.5. Fig. 22 shows the experimental waveforms of u 1 , u 2 , and u R during the process of the pickup coil moving from x = −15cm to 15cm when D = 0.5. It can be seen that with the movement of the pickup coil, the output states of the proposed inverter are switched sequentially, and the envelop of u R is smooth without mutation and spike, which means that the proposed inverter can achieve smooth and stable dynamic wireless power supply. Fig. 23 shows the experimental waveforms of load variation in three effective output states when D = 0.5. In this experiment, the load resistance R is suddenly raised from 10 to 15 and then suddenly decreased back to 10 . As shown in Fig. 23 , in all three output states, u 1 , u 2 , and u R can keep constant when R varies, except for i s . Moreover, all transition time is within 200µs, which means that the proposed inverter has a fast dynamic response performance.
Define η as system efficiency. Fig. 24 shows P o and η versus duty cycle D in three effective output states. As can be seen from Fig. 24(a) , when D < 0.5, P o in the firstoutput state is lower than that in the second-output state. When D > 0.5, P o in the first-output state is higher than that in the second-output state, and the P o−max is 700W. In the three output states, when D is small, η in the first-output state is the largest, while D is large, η in the second-output state is the largest, and the maximum value is 88%.
The comparison results of the proposed inverter with the existing multi-output inverters in terms of the output power, the system efficiency, and the output switching time are shown in TABLE 4. As can be seen from TABLE 4, except for the MLI, both the output power and system efficiency of the VTMOI and the SIMOI are lower than that of the proposed inverter. However, the system efficiency of the MLI was not mentioned. In term of the output switching time, the experimental switching waveforms of the MLI were given but the switching time was not mentioned. For the SIMOI, there was no relevant theoretical analysis or experimental results. The switching time of the VTMOI is 2.5ms, which is longer than that of the proposed inverter. In general, the proposed inverter is more efficient and more suitable for DWPT system.
To better understand the proposed inverter, the power loss distribution in all components when P o = 700W is measured and calculated as shown in Fig. 25 . It can be seen that the switching loss of S 1 -S 4 and loss in L are the major contributors to total power loss, optimization of which can be the research focus in the future.
VI. CONCLUSION
Aiming at the large number of required inverters in DWPT system with multi-inverter driving mode, this paper proposes a dual-independent-output inverter, which consists of four power switches, one inductor, and one capacitor. It can generate two independently controllable outputs to replace conventional VFFBI to realize on-demand driving of the same number of primary tracks with less number of power switches and higher redundancy than the existing multi-output inverters, which can simplify the design and control of the system. The experimental results show that each output of the proposed inverter can achieve fast and smooth switching and dynamic response without affecting the other output, which are more suitable for DWPT system of high moving speed. In all the three effective output states of the proposed inverter, there are always some power switches that can achieve soft switching. The system efficiency maintains at a high level as the pickup coil moves along primary tracks, and the maximum value can reach 88%, which is higher than the state of art.
